



The eGaN<sup>®</sup> FET  
Journey Continues

**Using eGaN<sup>®</sup> FETs for Envelope Tracking Buck  
Converters**

Johan Strydom

*Efficient Power Conversion Corporation*



# Agenda




- Overview of Envelope Tracking
- Why eGaN<sup>®</sup> FETs for Envelope Tracking
- Maximizing Device Performance
- Experimental Results
- Current Limitations
- Summary
- Q & A

eGaN<sup>®</sup> is a registered trademark of Efficient Power Conversion Corporation





# Overview of Envelope Tracking


# Why Envelope Tracking?




**66%**  
Compound  
annual growth  
rate (CAGR)









Improvement in switching device performance buys:


- Improves overall ET efficiency
- Increases Switcher stage bandwidth
- Simplifies Linear stage design / Removes it entirely?
- Increase system BW which increases RFPA fidelity

Kimball, Don, et al. "50% PAE WCDMA basestation amplifier implemented with GaN HFETs." *Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC'05. IEEE. IEEE, 2005.*




# Why eGaN FETs for Envelope Tracking





$$P_{T_{CR}} \propto \frac{V_{IN} * I_{ON} * Q_{GS2}}{2 * I_G}$$


$$P_{T_{VF}} \propto \frac{V_{IN} * I_{ON} * Q_{GD}}{2 * I_G}$$



$$V_{DS} = 0.5 \cdot V_{DSS}, I_{DS} = 20 \text{ A}$$




# High Frequency eGaN FETs




EPC Part No.	BV (V)	Max. $R_{DS(ON)}$ (m $\Omega$ )  ( $V_{GS} = 5V$ , $I_D = 0.5 A$ )	Min. Peak Id (A)  (Pulsed, 25 $^{\circ}C$ , $T_{pulse} = 300$ $\mu s$ )	Typical Charge (pC)					Typical Capacitance (pF)  ( $V_{DS} = 20 V$ ; $V_{GS} =$ 0 V)		
				$Q_G$	$Q_{GD}$	$Q_{GS}$	$Q_{OSS}$	$Q_{RR}$	$C_{ISS}$	$C_{OSS}$	$C_{RSS}$
EPC8004	40	125	7.5	358	31	110	493	0	45	17	0.4
EPC8007	40	160	6	302	25	97	406	0	39	14	0.3
EPC8008	40	325	2.9	177	12	67	211	0	25	8	0.2
EPC8009	65	138	7.5	380	36	116	769	0	47	17	0.4
EPC8005	65	275	3.8	218	18	77	414	0	29	9.7	0.2
EPC8002	65	530	2	141	9.4	59	244	0	21	5.9	0.1
EPC8003	100	300	5	315	34	110	1100	0	38	18	0.2
EPC8010	100	160	7.5	354	32	109	1509	0	47	18	0.2

eGaN<sup>®</sup> is a registered trademark of Efficient Power Conversion Corporation


# Hard Switching FOM










# Maximizing Device Performance




$$P_{T_{CR}} \propto \frac{V_{IN} * I_{ON} * Q_{GS2}}{2 * \bar{I}_G}$$

$$P_{T_{VF}} \propto \frac{V_{IN} * I_{ON} * Q_{GD}}{2 * I_G}$$









**$L_S$ : Common Source Inductance**

**$L_{Loop}$ : High Frequency Power Loop Inductance**




$V_{IN}=12\text{ V}$ ,  $V_{OUT}=1.2\text{ V}$ ,  
 $f_{sw}=1\text{ MHz}$ ,  $I_{OUT}=20\text{ A}$




All dimensions in  $\mu\text{m}$

Top Layer



## First Inner Layer





# EPC8000 Series Improvements





- **Reduce active area for lower power / higher frequency operation**
- **Minimize Hard Switching Figure of Merit**
- **Complete  $dv/dt$  turn-on immunity**
- **Separate gate and power loops**
- **Minimize power loop inductance**
- **Minimize gate loop inductance**



# Experimental Results








# 20 V<sub>BUS</sub>, 10 MHz, 4 A Switching




File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help







Near 90% @ >4:1 step down ratio






# 42 V<sub>IN</sub> at 1 A<sub>OUT</sub>



File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help

Zoom Undo



Measure value status P1:dutv(C2) P2:freq(C3) P3:rise(C3) 1.005 ns P4:fall(C3) P5:--- P6:--- P7:--- P8:---


10.0 V/div  
-29.30 V  
LeCroy

2 ns/div and 10 V/div, 1 GHz 100:1, 1pF TM probe

Tbase -5.68 ns Trigger C3[DC]  
2.00 ns/div Stop 9.8 V  
400 S 20 GS/s Edge Positive  
7/2/2013 3:15:51 PM




42 V<sub>IN</sub>, 20 V<sub>OUT</sub>, 10 MHz






# Current Limitations






# No-load Switching



Rise(2): 13.6ns Fall(2): 7.1ns Freq(2): No edges Max(2): 42.8V




# Loss Breakdown






42 V<sub>IN</sub>, 20 V<sub>OUT</sub>, 10 MHz







- New devices enable higher switching frequencies
- Switching 42 V, 40 W at 10 MHz at 89% possible.
- Driver parasitics limit performance – light load losses can be cut in half, and full load losses can be reduced by 25%



Thank you!

Questions?



*The end of the road  
for silicon.....*

*is the beginning of  
the eGaN FET  
journey!*